Proceedings of International Conference on Applied Innovation in IT
2025/07/26, Volume 13, Issue 3, pp.43-53

Low-Power Redundant-Transition-Free TSPC Dual-Edge-Triggered Flip-Flop with Single-Transistor Clocked Buffer


Bollepogu Venkateswarlu, Muhamad Karnoha Amir, Raivel Raivel, Gudipati Murali, Rayala Sateesh and Sameer Hashim Raheem Al Deen


Abstract: Designing low-power flip-flops with better reliability becomes crucial as the need for energy-efficient and high-performance integrated circuits continues to climb. A Low Power Redundant-Transition-Free True Single-Phase Clock (TSPC) Dual-Edge-Triggering Flip-Flop (DETFF) leveraging a Single-Transistor-Clocked Buffer (STCB) is developed and presented in this work as a new way to deal with these problems. With the goal of improving performance and reducing Low power consumption, the proposed design integrates the TSPC & DETFF optimums. architectures by reducing the number of redundant transitions during clocking and guaranteeing strong dual-edge triggering. An unique Single-Transistor-Clocked Buffer is also used to optimize the clock distribution network, which further contributes to power efficiency. Power consumption, speed, and dependability are some of the performance indicators measured by the flip-flop. These are assessed by comprehensive simulations conducted using technologies usually used in the industry. Testing the suggested architecture against current flip-flop designs shows that it is more efficient and reliable. Not to mention completely changing the game when it comes to low-power digital circuits design, the proposed Low Power Redundant-Transition-Free TSPC DETFF with Single-Transistor-Clocked Buffer has also made a substantial impact as an exciting new direction for future integrated circuits, which will require increased reliability and energy efficiency. Among the most potent building elements of processing in the GPU/AI era is the flip-flop (FF). An STC-based, dual-edge-triggered (DET) FF based on buffers is introduced to solve this problem. In the realm of data testing, STC support is great because it only needs one timed semiconductor and gets rid of all the internal and clock excess changes that other DET methods have. Approval for 22nm FD-SOI CMOS post-format recreations at 10% swapping movement.

Keywords: Dynamic Power, Dual-Edge Triggering, Flip-Flop.

DOI: Under Indexing

Download: PDF

References:

  1. S. Lapshev and S. M. R. Hasan, "New low glitch and low power DET flip-flops using multiple C-elements," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 63, no. 10, pp. 1673-1681, Oct. 2016.
  2. J. Tschanz, S. Narendra, Z. Chen, S. Borkar, M. Sachdev, and V. De, "Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors," in Proc. ISLPED, 2001, pp. 147-152.
  3. A. Karimi, A. Rezai, and M. M. Hajhashemkhani, "A novel design for ultra-low power pulse-triggered D-flip-flop with optimized leakage power," Integration, vol. 60, pp. 160-166, Jan. 2018.
  4. G. Lee, S. Shin, and Y. Lee, "A fully static true-single-phase-clocked dual-edge-triggered flip-flop for near-threshold voltage operation in IoT applications," IEEE Access, vol. 8, pp. 40232-40245, 2020.
  5. R. Hossain, L. D. Wronski, and A. Albicki, "Low power design using double edge triggered flip-flops," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 2, no. 2, pp. 261-265, Jun. 1994.
  6. H. You, J. Yuan, Z. Yu, and S. Qiao, "Low-power retentive true single-phase-clocked flip-flop with redundant-precharge-free operation," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 29, no. 5, pp. 1022-1032, May 2021.
  7. P. Zhao et al., "Low-power clocked-pseudo-NMOS flip-flop for level conversion in dual supply systems," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 9, pp. 1196-1202, Sep. 2009.
  8. A. Bonetti, A. Teman, and A. Burg, "An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2015, pp. 1850-1853.
  9. M. W. Phyu, K. Fu, W. L. Goh, and K. S. Yeo, "Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 1, pp. 1-9, Jan. 2011.
  10. M. W. Phyu, K. Fu, W. L. Goh, and K. S. Yeo, "Ultra-low power pulse-triggered CNTFET-based flip-flop," IEEE Trans. Nanotechnol., vol. 18, pp. 756-761, 2019.
  11. P. Zhao et al., "Low-power clocked-pseudo-NMOS flip-flop for level conversion in dual supply systems," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 9, pp. 1196-1202, 2009.
  12. H. M. Naser, O. A. Al-Ani, M. F. Mosleh, and F. Arith, "Umbrella-Shaped Wideband MIMO Wireless Communication Antenna," J. Telecommun., vol. 5, no. 4, pp. 46-53, Dec. 2023.
  13. A. Bonetti, A. Teman, and A. Burg, "An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 2015, pp. 1850-1853.
  14. I. H. Abed and S. Bahadori, "Using Density Criterion and Increasing Modularity to Detect Communities in Complex Networks," Int. J. Data Sci., vol. 2, no. 1, pp. 1-15, Jan. 2025.
  15. R. Hossain, L. Wronski, and A. Albicki, "Low power design using double edge triggered flip-flops," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 2, no. 2, pp. 261-265, 1994.
  16. P. Zhao et al., "Low-power clock branch sharing double-edge triggered flip-flop," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 3, pp. 338-345, 2007.
  17. A. Gago, R. Escano, and J. Hidalgo, "Reduced implementation of D-type DET flip-flops," IEEE J. Solid-State Circuits, vol. 28, no. 3, pp. 400-402, 1993.
  18. S. V. Devarapalli, P. Zarkesh-Ha, and S. C. Suddarth, "A robust and low power dual data rate (DDR) flip-flop using C-elements," in Proc. Int. Symp. Qual. Electron. Design (ISQED), 2010, pp. 147-150.
  19. B. M. Krishna, J. Kalyani, Y. Venkatesh, V. Balaji, T. Umamaheswari, and Y. Srivalli, "An Efficient Low-Power Redundant-Transition-Free TSPC Dual-Edge-Triggering Flip-Flop Using Single-Transistor-Clocked Buffer," International Journal for Modern Trends in Science and Technology, vol. 10, pp. 369–376, 2024.


    HOME

       - Conference
       - Journal
       - Paper Submission to Journal
       - Paper Submission to Conference
       - For Authors
       - For Reviewers
       - Important Dates
       - Conference Committee
       - Editorial Board
       - Reviewers
       - Last Proceedings


    PROCEEDINGS

       - Volume 13, Issue 3 (ICAIIT 2025)
       - Volume 13, Issue 2 (ICAIIT 2025)
       - Volume 13, Issue 1 (ICAIIT 2025)
       - Volume 12, Issue 2 (ICAIIT 2024)
       - Volume 12, Issue 1 (ICAIIT 2024)
       - Volume 11, Issue 2 (ICAIIT 2023)
       - Volume 11, Issue 1 (ICAIIT 2023)
       - Volume 10, Issue 1 (ICAIIT 2022)
       - Volume 9, Issue 1 (ICAIIT 2021)
       - Volume 8, Issue 1 (ICAIIT 2020)
       - Volume 7, Issue 1 (ICAIIT 2019)
       - Volume 7, Issue 2 (ICAIIT 2019)
       - Volume 6, Issue 1 (ICAIIT 2018)
       - Volume 5, Issue 1 (ICAIIT 2017)
       - Volume 4, Issue 1 (ICAIIT 2016)
       - Volume 3, Issue 1 (ICAIIT 2015)
       - Volume 2, Issue 1 (ICAIIT 2014)
       - Volume 1, Issue 1 (ICAIIT 2013)


    PAST CONFERENCES

       ICAIIT 2025
         - Photos
         - Reports

       ICAIIT 2024
         - Photos
         - Reports

       ICAIIT 2023
         - Photos
         - Reports

       ICAIIT 2021
         - Photos
         - Reports

       ICAIIT 2020
         - Photos
         - Reports

       ICAIIT 2019
         - Photos
         - Reports

       ICAIIT 2018
         - Photos
         - Reports

    ETHICS IN PUBLICATIONS

    ACCOMODATION

    CONTACT US

 

        

         Proceedings of the International Conference on Applied Innovations in IT by Anhalt University of Applied Sciences is licensed under CC BY-SA 4.0


                                                   This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License


           ISSN 2199-8876
           Publisher: Edition Hochschule Anhalt
           Location: Anhalt University of Applied Sciences
           Email: leiterin.hsb@hs-anhalt.de
           Phone: +49 (0) 3496 67 5611
           Address: Building 01 - Red Building, Top floor, Room 425, Bernburger Str. 55, D-06366 Köthen, Germany

        site traffic counter

Creative Commons License
Except where otherwise noted, all works and proceedings on this site is licensed under Creative Commons Attribution-ShareAlike 4.0 International License.